The Celvio Blog

Deep-dives into VLSI design, open-source EDA, and semiconductor industry trends from our engineering team.

🔷
Digital Design

Getting Started with OpenLane: RTL to GDSII in 60 Minutes

A step-by-step guide to running your first full digital flow using the open-source OpenLane toolchain on SkyWater 130nm PDK.

Jun 2026·8 min read
🔶
Analog Design

Designing a Bandgap Reference in Xschem + NGSpice

How to design, simulate and verify a CMOS bandgap reference circuit entirely with free open-source EDA tools on Windows via Docker.

May 2026·12 min read
🌐
Industry

Why India is the Next Global Hub for VLSI Design Outsourcing

Breaking down the cost, talent and policy advantages that make Indian IC design startups uniquely positioned for EU and Asia clients.

Apr 2026·6 min read
🛠️
EDA Tools

IIC-OSIC-TOOLS on Windows: Complete Docker Setup Guide

How to install and configure the full open-source VLSI tool suite (Xschem, Magic, OpenLane, KLayout) on Windows using Docker Desktop.

Mar 2026·10 min read
📡
Analog Design

LDO Regulator Design: Stability Analysis with SPICE

Step-by-step design of a CMOS low-dropout regulator with loop stability analysis, phase margin optimization, and Monte Carlo simulation.

Feb 2026·15 min read
⚙️
Digital Design

Static Timing Analysis with OpenSTA: A Practical Guide

How to run STA on your OpenLane designs using OpenSTA — understanding setup/hold violations, fixing timing paths, and generating reports.

Jan 2026·9 min read

Get VLSI Insights in Your Inbox

Monthly newsletter with EDA tool tips, industry news and design tutorials. No spam.